

# VNW50N04A

# "OMNIFET":

## FULLY AUTOPROTECTED POWER MOSFET

**Table 1. General Features** 

Туре	V <sub>clamp</sub>	R <sub>DS(on)</sub>	l <sub>lim</sub>
VNW50N04A	42 V	$0.012~\Omega$	50 A


- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- **■** ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET
- STANDARD TO-247 PACKAGE

#### **DESCRIPTION**

The VNW50N04A, is a monolithic device made using STMicroelectronics VIPower M0 Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear current limitation and overvoltage clamb protect the chip in harsh environments.

Fault feedback sen be detected by monitoring the voltage at the input pin.

Figure 1. Package




Tails 2. Order Codes

Package	Tube	Tape and Reel
TO-247	VNW50N04A	-

June 2004 1/12

Figure 2. Block Diagram



**Table 3. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-Source Voltage (V <sub>in</sub> = 0)	Internally Clamped	V
V <sub>in</sub>	Input Voltage	18	V
I <sub>D</sub>	Drain Current	Internally Limited	Α
I <sub>R</sub>	Reverse DC Output Current	-100	Α
V <sub>esd</sub>	Electrostatic Discharge (C = 100 pF, R =1.5 KΩ)	2000	V
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	208	W
Tj	Operating Junction Temperature	Internally Limited	°C
T <sub>c</sub>	Case Operating Temperature	Internally Limited	°C
T <sub>stg</sub>	Storage Temperature	-55 to 150	°C

**Table 4. Thermal Data** 

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal Resistance Junction-case Max	0.6	°C/W
R <sub>thj-amb</sub>	Thermal Resistance Junction-ambient Max	30	°C/W

## **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25°C unless otherwise specified)

#### Table 5. Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>CLAMP</sub>	Drain-source Clamp Voltage	I <sub>D</sub> = 18 A; V <sub>in</sub> = 0	36	42	48	V
V <sub>CLTH</sub>	Drain-source Clamp Threshold Voltage	$I_D = 2 \text{ mA}; V_{in} = 0$	35			V
V <sub>INCL</sub>	Input-Source Reverse Clamp Voltage	$l_{in} = -1 \text{ mA}$	-1		-0.3	V
I <sub>DSS</sub>	Zero Input Voltage Drain Current (V <sub>in</sub> = 0)	V <sub>DS</sub> = 13 V; V <sub>in</sub> = 0 V <sub>DS</sub> = 25 V; V <sub>in</sub> = 0			50 200	μ <b>Α</b> μ <b>Α</b>
I <sub>ISS</sub>	Supply Current from Input Pin	V <sub>DS</sub> = 0 V; V <sub>in</sub> = 10 V		250	500	μΑ

## Table 6. On <sup>(1)</sup>

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IN(th)</sub>	Input Threshold Voltage	$V_{DS} = V_{in}$ ; $I_D + I_{in} = 1 \text{ mA}$	8.0		3	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	$V_{in} = 10 \text{ V}; I_D = 25 \text{ A}$ $V_{in} = 5 \text{ V}; I_D = 25 \text{ A}$		AL.	0.012 0.015	Ω Ω

Note: 1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%

## Table 7. Dynamic

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
9fs <sup>(2)</sup>	Forward Transconductance	V <sub>DS</sub> = 13 V; I <sub>D</sub> = 25 A	35	50		S
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 13 \text{ V}; f = 1 \text{ MHz}; V_{in} = 0$		2000	3000	pF

Note: 2. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%.

## Table 8. Switching (3)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 15 V; I <sub>d</sub> = 25 A;		100	200	ns
t <sub>r</sub>	Rise Time	$V_{gen} = 10V$ ; $R_{gen} = 10 \Omega$		400	700	ns
t <sub>d(off)</sub>	Turn-off Delay Time	(see Figure 27)		800	1500	ns
t <sub>f</sub>	Fall Time			500	900	ns
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 15 V; I <sub>d</sub> = 25 A;		1.8	3	μs
tr	Rise Time	$V_{gen}$ = 10V; $R_{gen}$ = 1000 $\Omega$		3	5	μs
t <sub>d(off)</sub>	Turn-off Delay Time	(see Figure 27)		18	25	μs
t <sub>f</sub>	Fall Time			10	15	μs
(di/dt) <sub>on</sub>	Turn-on Current Slope	$V_{DD} = 15 \text{ V; } I_D = 25 \text{ A}$ $V_{in} = 10 \text{ V; } R_{gen} = 10 \Omega$		55		A/µs
Qi	Total Input Charge	V <sub>DD</sub> = 15 V; I <sub>D</sub> = 25 A; V <sub>in</sub> = 10 V		190		nC

Note: 3. Parameters guaranteed by design/characterization.

**57** 

#### **ELECTRICAL CHARACTERISTICS** (cont'd)

**Table 9. Source Drain Diode** 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(4)</sup>	Forward On Voltage	$I_{SD} = 25 \text{ A}; V_{in} = 0$			1.6	V
t <sub>rr</sub> <sup>(5)</sup>	Reverse Recovery Time	I <sub>SD</sub> = 25 A; di/dt = 100 A/μs		800		ns
Q <sub>rr</sub> <sup>(5)</sup>	Reverse Recovery Charge	$V_{DD} = 30 \text{ V}; T_j = 25 ^{\circ}\text{C}$ (see test circuit, Figure 29)		5		μC
I <sub>RRM</sub> <sup>(5)</sup>	Reverse Recovery Current			15		Α

Note: 4. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5%

**Table 10. Protection** 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>lim</sub>	Drain Current Limit	$V_{in} = 10 \text{ V}; V_{DS} = 13 \text{ V}$ $V_{in} = 5 \text{ V}; V_{DS} = 13 \text{ V}$	35 35	50 50	65 65	A A
t <sub>dlim</sub> (6)	Step Response Current Limit	$V_{in} = 10 \text{ V}$ $V_{in} = 5 \text{ V}$		50 130	80 200	μs μs
T <sub>jsh</sub> <sup>(6)</sup>	Overtemperature Shutdown		150		$(C_r)$	°C
T <sub>jrs</sub> <sup>(6)</sup>	Overtemperature Reset		135	0	<i>y</i>	°C
Igf <sup>(6)</sup>	Fault Sink Current	V <sub>in</sub> = 10 V; V <sub>DS</sub> = 13 V V <sub>in</sub> = 5 V; V <sub>DS</sub> = 13 V	01/	50 20		mA mA
Eas <sup>(6)</sup>	Single Pulse Avalanche Energy	starting $T_j$ = 25 °C; $V_{DD}$ = 20 V $V_{in}$ = 10 V; $R_{gen}$ = 1 K $\Omega$ ; L = 10 mH	4			J

Note: 6. Parameters guaranteed by design/characterization.

#### **PROTECTION FEATURES**

During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user's standpoint is that a small DC current ( $l_{\rm iss}$ ) flows into the Input pin in order to supply the internal circuitry.

The device integrates:

- OVERVOLTAGE CLAMP PROTECTION: internally set at 42V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- LINEAR CURRENT LIMITER CIRCUIT: limits the drain current Id to Ilim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T<sub>ish</sub>.
- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 170°C. The device is automatically restarted when the chip temperature falls below 155°C.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100  $\Omega$ . The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in  $R_{DS(on)}$ ).

<sup>5.</sup> Parameters guaranteed by design/characterization.

Figure 3. Thermal Impedance




Figure 4. Derating Curve




Figure 5. Output Characteristics




Figure 6. Transconductance




Figure 7. Static Drain-Source On Resistance vs Input Voltage





Figure 8. Static Drain-Source On Resistance



4

Figure 9. Static Drain-Source On Resistance




Figure 11. Capacitance Variations




Figure 13. Normalized On Resistance vs Temperature




Figure 10. Input Charge vs Input Voltage




Figure 12. Normalized Input Threshold Voltage vs Temperature




Figure 14. Normalized On Resistance vs Temperature




Figure 15. Turn-on Current Slope




Figure 16. Turn-on Current Slope




Figure 17. Turn-off Drain-Source Voltage Slope




Figure 18. Turn-off Drain-Source Voltage Slope




Figure 19. Switching Time Resistive Load





Figure 20. Switching Time Resistive Load



**57** 

Figure 21. Switching Time Resistive Load




Figure 23. Step Response Current Limit




Figure 22. Current Limit vs Junction Temperature




Figure 24. Source Drain Diode Forward Characteristics




Figure 25. Unclamped Inductive Load Test Circuits




Figure 26. Unclamped Inductive Waveforms




Figure 27. Switching Times Test Circuits For Resistive Load




Figure 28. Input Charge Test Circuit




Figure 29. Test Circuit For Inductive Load Switching And Diode Recovery Times





Figure 30. Waveforms




### **PACKAGE MECHANICAL**

Table 11. TO-247 Mechanical Data

Cumbal	millimeters				
Symbol	Min	Тур	Max		
А	4.85		5.15		
A1	2.20		2.60		
b	1.0		1.40		
b1	2.0		2.40		
b2	3.0		3.40		
С	0.40		0.80		
D	19.85		20.15		
E	15.45		15.75		
е		5.45			
L	14.20		14.80		
L1	3.70		4.30		
L2		18.50	(0,		
ØP	3.55		3.65		
ØR	4.50		5.50		
S		5.50			
Package Weight		Gr. 4.43	-		

Figure 31. TO-247 Package Dimensions



Note: Drawing is not to scale.

#### **REVISION HISTORY**

**Table 12. Revision History** 

Date	Revision	Description of Changes
February-1998	1	First Issue
18-June-2004	2	Stylesheet update. No content change.



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com